firrtl
firrtl copied to clipboard
Flexible Intermediate Representation for RTL
### Checklist - [ ] Did you specify the current behavior? - [ ] Did you specify the expected behavior? - [ ] Did you provide a code example showing...
### Checklist - [ ] Did you write out a description of the feature you want to see? - [ ] Did you look around for any related features? -...
This is an automatic backport of pull request #2381 done by [Mergify](https://mergify.io). --- Mergify commands and options More conditions and actions can be found in the [documentation](https://docs.mergify.io/). You can also...
This is an automatic backport of pull request #2381 done by [Mergify](https://mergify.io). Cherry-pick of ef1d27a84addc46353884eb06ea18f4c68e6a808 has failed: ``` On branch mergify/bp/1.3.x/pr-2381 Your branch is up to date with 'origin/1.3.x'. You...
If you compile the following circuit with `-X mverilog` (which will disable DCE), you get a match error inside the Verilog emitter: ```scala circuit Foo : module Bar : input...
Jack and I talked about this on Gitter. We think that randomization should be opt-out instead of opt-in.
### Checklist - [x] Did you specify the current behavior? - [x] Did you specify the expected behavior? - [ ] Did you provide a code example showing the problem?...
Seems like `InlineInstances` adds wires to the circuit, but does not declare that it invalidates the `RemoveWires` pass. The easy fix would be to add the invalidation. However, it would...
### Checklist - [ ] Did you specify the current behavior? - [ ] Did you specify the expected behavior? - [ ] Did you provide a code example showing...
### Checklist - [x] Did you specify the current behavior? - [x] Did you specify the expected behavior? - [x] Did you provide a code example showing the problem? -...