c01dwater

Assertion `range.low == range.high' failed: do not support bus yet

8

Dear Prof. @limbo018. When I use DreamPlace to place a netlist synthesized by DC, the following error is reported: Verilog file：  I tried “set flatten_array” from DC, but it...