Aron Szakacs
Results
1
comments of
Aron Szakacs
An example produced by the original code: ```systemverilog always_ff @(posedge clk or negedge arst_n) begin // sensitive to clock & reset if(~arst_n) begin field_storage.GINT_IRQ.sts.value