ajeethakv

While trying to bring up some UVC on Verilator, I noticed plusargs do not seem to work as expected. Perhaps I am missing something very simple, please clarify. ```verilog module...