Denis Tomashev

Support vector regalloc for RISC-V backend in ART

6

Vector register allocation is already implemented for x86_64 and ARM64, but RISC-V currently lacks support. Adding this will be the step towards enabling efficient use of RISC-V vector registers