CryxosMarco comments

Repositories
Issues
Comments

Results 1 comments of


                                            CryxosMarco

Cannot get to compile SystemVerilog with a minimal working example

Hey, you should see a **makefile** in your folder. Use `make` to generate the simulation and synthesis execuatable. The generated files should match the project name u gave in the...