Aaronchan-sz
Results
1
issues of
Aaronchan-sz
Readme of solver says: _That Verilog is then compiled by an external tool, which, if successful, will output a "netlist" - a set of standard cells (think AND, OR, NOT,...
good first issue
formal
app