edge-detector-with-mealy topic
List
edge-detector-with-mealy repositories
100DaysofRTL
26
Stars
3
Forks
Watchers
100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Counter, Mux using case, JK flip flop, T flip flop, positive edge d...
