digital-system-design topic

"100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado

ekb0412

All my projects, homework, hand writings, course slides and anything I have learned and done during my study in IUT university😊. feel free to give it a ⭐=)

hadis98