verilog-mode
verilog-mode copied to clipboard
Misalignment of labeled assertions inside if...else...
Author Name: Bernd Beuster Original Redmine Issue: 988 from https://www.veripool.org
verilog-version 2015-09-21-d3012e9-vpo
Original Redmine Comment Author Name: Wilson Snyder (@wsnyder) Original Date: 2017-11-19T13:28:46Z
Still a problem, perhaps someone would like to contribute a patch?