vtr-verilog-to-routing icon indicating copy to clipboard operation
vtr-verilog-to-routing copied to clipboard

Remove +1 from wirelength estimate

Open amin1377 opened this issue 7 months ago • 1 comments

To calculate the wirelength estimate or BB cost, we used the following formula: (bb.xmax - bb.xmin + 1) * crossing; We should try to get rid of the +1 in these and see if it cuts CPU time a little. It wouldn't affect optimization since it's a constant, although it would affect our wirelength estimates a little (but we could retune the wirelength estimates done after placement to correct for that).

amin1377 avatar Jul 18 '24 12:07 amin1377