vtr-verilog-to-routing
vtr-verilog-to-routing copied to clipboard
Missing documentaion for some 3D-related tags and fields in the architecture reference
Some 3D-related tags and fields are not documented in the architecture reference.
- The layer_offset field of the
tag under - The input_inter_die_switch_name field of <connection_block>
- The <mux_inter_die> tag
Expected Behaviour
The architecture reference should be updated to explain what these fields and tags mean and how they are supposed to be used.