vtr-verilog-to-routing
vtr-verilog-to-routing copied to clipboard
flat routing makes graphics crash
When flat routing is enabled, the graphics crash with an assertion if you set --disp on
Expected Behaviour
Short term: give an unsupported option combination error Longer term: make it work.
Current Behaviour
Steps to Reproduce
- Run the vpr router with --flat_routing true --disp on
- Select Net Settings | prim neist.
- Quartus will crash with an assertion: /homes/v/vaughn/ece1756/2023/lab4/vtr-verilog-to-routing/vpr/src/draw/draw_rr_edges.cpp:472 draw_pin_to_chan_edge: Assertion '1 < pin_candidate_sides.size()' failed.
Context
Can't turn on graphics for ECE 1756 assignment with flat routing.
Your Environment
- VTR revision used: mid-Nov. 2023 master
- Operating System and version: Linux
This issue is addressed in PR #2524