lakeroad
lakeroad copied to clipboard
Project idea: more efficient mappings of ASIC standard library cells to FPGAs for emulation
I heard this was an issue from Dan Petrisko. Should talk to him about it.