DRAMSim2
DRAMSim2 copied to clipboard
umd-memsys
DRAMSim2: A cycle accurate DRAM simulator
Hi I tried to use DRAMSIM2 on gem5 but when I tried to compile I got following errors " /bin/ld: build/dramsim2/libdramsim2.a(MultiChannelMemorySystem.os): in function `DRAMSim::MultiChannelMemorySystem::printStats(bool)': MultiChannelMemorySystem.cpp:(.text+0x2556): undefined reference to `SHOW_SIM_OUTPUT' /bin/ld:...
Hi, Does DRAMSim2 allow specifying the request size? From the source code, I observed that for misc traces, a data field is present. Is this equivalent to request size? Thanks
It seems that DRAMsim2 does not use watermark values to switch request queue or command queue between read and write. This is commonly known issues in scheduling requests to remove...
If we increase the number of channels the total transacations "Memory bandwidth gets divided" For example with 1 channel if it is 12GB/s with 2 channels it is 6GB/s. Our...
this question suffer me a lot ,any one who can help me,thank you
Implementation of the Delay Queue, an extra delay for all memory transactions in the memory controller.
In *.ini* file, we can set TOTAL_ROW_ACCESSES to control the scheduling by enforcing a cap on total row accesses to a row in open page policy. But in some cases...
For close page policy at line 194~238 in **CommandQueue.cpp**. Let's say *refresh_waiting* is *true* now and bank 0 is idle, but bank 1 is active with a CAS not issued....
The link on the project front page to the wiki ( https://wiki.umd.edu/DRAMSim2/ ) appears to be dead, wiki.umd.edu is unresponsive. Did the information move?
Dears, Kindly provide me with the way to connect Parsec benchmark with DRAMSim2
