Lava need to generate better HDL (Verilog/VHDL)

[tommythorn]

The Altera and Xilinx mappers do a much better job with stylistic HDL. It wouldn't be hard to expose muxes are a few other idoms. It's TBD whether generating busses is also required.