Parallelize garbled circuit generation/evaluation

[sinui0]

Presently our generator implementation processes gates sequentially. I believe there is an opportunity to parallelize this processing by batching the gates into "levels" which do not have wire interdependencies.

The first step in this enhancement is to validate the assumption that these batches are large enough to justify the additional overhead from multithreading.