Add a Verilog formatter

[dehanj]

Adding a tool that can format Verilog helps us keeping the code clean and tidy. This should be able to run in CI, and from Makefile locally.

Verible seems like a good choice.

They even have a Github Action that can feedback directly to a PR: https://github.com/chipsalliance/verible-formatter-action