coreboot
coreboot copied to clipboard
Add support for meer9
Part of https://github.com/system76/firmware-open/pull/560
There definitely seems to be some WDT still running:
- 10 seconds after first power-on it resets
- Do we need to ACK/set a signal?
- On second boot, FSP-S init fails (0x40000003;
FSP_STATUS_GLOBAL_RESET_REQUIRED_3) and it triggers a global reset - Then on the 3rd boot it finally reaches payload
That fact that it's always 10 seconds makes me think that a press-and-release is triggering some PWRSW WDT (like how holding for 10s should trigger power off).
Issue is "DACC" feature. A single note about it exists in the manual: "Auto clear CMOS when system boot improperly". Can be addressed for now by removing the JP1_57 jumper.