sdram-controller
sdram-controller copied to clipboard
Verilog SDRAM memory controller
Results
1
sdram-controller issues
Sort by
recently updated
recently updated
newest added
Hi! I was going through your code and I noticed, that if the controller is in any of the "REF" states, the busy signal is low. However, when rd_enable signal...