sst-core
sst-core copied to clipboard
Trac: #285 Enable debug print statements only after some specific, user defined simulated time
When dealing with long simulations, memHierarchys output could be quite big (100s GBs) even if the debug level is low.
Ali, from ARM, would like to see a feature to only activate --enable-debug after a some simulation time after the simulation begin. Nothing urgent though.
We have to be careful not to introduce some slowdown (ie a comparison every clock tick).