block-inclusivecache-sifive
block-inclusivecache-sifive copied to clipboard
L2 inclusive cache latency
I'm trying to figure out the clock cycle latency for the L2 inclusive cache - for a hit/miss etc. I can't seem to find it documented anywhere. Can anyone help? Thanks!