chisel-empty
chisel-empty copied to clipboard
An almost empty chisel project as a starting point for hardware design
chisel-empty
An almost empty chisel project (and adder) as a starting point for hardware design.
To generate Verilog code for the adder execute:
make
Run the tests with:
make test
Cleanup the repository with:
make clean