Using this architecture to ASR system.

[miziworld]

I have one more question.

I want to use this DeLighT architecture to ASR system not to translation. Is this possible for me to do this without using fairseq? Have you ever applied this to ASR? I need some help about this.

Thank you.