rockybulwinkle

> **Describe the bug** When I create an FPGA layout with I/O in the center instead of around the edge, and set the corners to CLB, an assertion fails in...