pysimCoder

pysimCoder copied to clipboard

New branch "subsystems"

2

This new branch is an attempt to implement "subsystems" in pysimCoder. There are a lot of modifications compared to the previous versions: - dgm files are now saved into a...

robertobucher

[Silicon-Heaven ](https://github.com/silicon-heaven) (SHV) is an open source communication infrastructure that implements an open protocol for data serialization. Support of SHV in pysimCoder allows the runtime tuning of model parameters and...

michallenc

I have made a model in pysimCoder, when I click on the "simulate" button and then when the simulation is finished I click on the plot block but the result...

RK-cyber1

Issues using Tests

2

Hello! I am trying to run your tests to try generating C-code, but there are errors when I try to run any test file. They are different depending on the...

eve-wils

Raspi ADC/IMU blocks

4

Dear Roberto: I have been testing the new code for raspberry pi crosscompiling with pysimcoder. Great work. I am wondering if the spi devices to connect with the ADC/IMU blocks...

josujugo

Anaconda compatibility

1

Could it be possible to install pysimCoder inside an anaconda environement? This module could benefit from the Scipy, Numpy and Control modules already available in that Python distribution. If it...

agustinvo

pysimCoder on other platforms

1

I've begun to work with docker, in order to produce docker images and try the SW on other platforms (Mac and Windows). I've tested the generated image under Linux and...

robertobucher

Suggestion to use single main function for all Linux RT targets and conditionalize /dev/nrt open attempt

1

/dev/nrt and iopl(3) is not available non-x86 targets and even on x86 ones requires modification of the system kernel installation by local or laboratory systems administrator. I suggest to use...

ppisa

The [MZ_APO](https://cw.fel.cvut.cz/wiki/courses/b35apo/en/documentation/mz_apo/start) is Xilinx Zynq 7010 based education board used for [Computer Architectures](https://cw.fel.cvut.cz/wiki/courses/b35apo/en/start) and Real-time Systems Programming courses at Czech technical University in Prague. The VHDL FPGA design implemented for...

ppisa

New file format in pysimCoder and subsystems

2

The last commit contains support for subsystems. There i s probably a lot of test to do, in order to validate this new feature. To facilitate the storing of files...

robertobucher