riscv-v-spec
riscv-v-spec copied to clipboard
Clarify vector memory operations under RVTSO
RVTSO is not ratified, but should explain how vector memory instructions would operate under TSO.
For public review at least, declining to specify behavior under RVTSO, as this has not been ratified. Can tackle this after v1.0.