riscv-isa-sim
riscv-isa-sim copied to clipboard
Turn off Zifencei support
Is there any way to turn off Zifencei support in spike? As a result, FENCE.I will cause illegal instruction exception
spike -l --isa=rv32ima --log-commits test.bfd