riscv-isa-sim
riscv-isa-sim copied to clipboard
The senvcfg.SSE will read (only) as zero when menvcfg.SSE is 0