riscv-isa-sim
riscv-isa-sim copied to clipboard
Vector amo instruction support
It seems the latest vector spec has excluded vector amo instructions. Will spike excludes the instructions?
cc @chihminchao: we will probably need to remove these at some point anyway, since a future subword AMO extension is likely to use that opcode space.
Will the final solution be settled soon?
Spike will eventually exclude the instructions, yes. But one of the maintainers of the vector support needs to do the work.
I agree to remove them and we could dig out the implementation from log in future.
So will it be removed soon?
@hanfeng0114 Could you send a PR for that ?