riscv-ctg
riscv-ctg copied to clipboard
riscv-software-src
- The checks to detect whether an instruction belongs to the F/D extension is currently based on whether the first letter of the instruction is `f`. Instead it should be...
Dear All, This PR is added to contribute the coverpoints for Priv Arch tests. This repo will be updated on weekly basis with new coverpoints in order to avoid a...
Hello, I didn't see vector ISA in sample_cgfs. What should I do if I want to test vector ISA in this test architecture? Looking forward to answering, thanks！
Introduced a new template inx.yaml, and this serves all Z_inx extensions. All related files are amended with respect to the new template inclusion. And this template supercede the fd.yaml template...
This is not true in all cases. When `xlen
## Summary The csr coverpoints (`csr_comb` node defined [here](https://riscv-isac.readthedocs.io/en/stable/cgf.html)) in the CGF correspond to the values present in the CSR. These kinds of tests would try to set the CSR...
Currently, the cache block size is assumed to be two times of xlen.
Hello, when I use riscv-ctg to generate tests, there is a problem that fld,fsd,fsw,flw cannot generate tests. The specific error log is 'TEST_ STORE_ F 'and' TEST_ LOAD_F' Missing a...
In the attached clmul-01.S file, inst_1: // rs1 == rs2 == rd, rs1==x29, rs2==x29, rd==x29, rs2_val == 9223372036854775807, rs1_val == 18446744073709550591 // opcode: clmul ; op1:x29; op2:x29; dest:x29; op1val:0xfffffffffffffbff; op2val:0xfffffffffffffbff...
I have added the coverpoints for PMP compliance coverage in rv32i_priv.cgf and rv64i_priv.cgf for PMP compliance tests. The tests have also been pushed in riscv-arch-test repo
