riscv-ctg icon indicating copy to clipboard operation
riscv-ctg copied to clipboard

Add support for Zfinx and Zfh extension

Open anuani21 opened this issue 1 year ago • 6 comments

Added Support for Zfh and Zfinx extensions

This PR adds

  • Added cover group format for RV32Zfh instructions.
  • Added cover group format for RV64Zfh instructions.
  • Added cover group format for RV64Zfinx instructions.
  • Introduced half width and half word in Nan boxing functionality to accommodate Zfh extensions.
  • Introduced two new flags (ZFINX and ZDINX) to aid the compilation of floating ops into integer regs.

anuani21 avatar Jul 03 '23 06:07 anuani21

@neelgala , -Please have your review and let us know if more information would help.

anuani21 avatar Jan 03 '24 07:01 anuani21

@neelgala , -Please have your review and let us know if more information would help.

anuani21 avatar Jan 23 '24 04:01 anuani21

@allenjbaum,Can you please review this PR for approval?

anuani21 avatar Apr 01 '24 07:04 anuani21

I'm not familiar enough with CTG to do a good job of reviewing this (though more comments would help a lot. If you've run this under riscof, and it passes tests with the correct coverage, for RV64 and RV32, with & without D/Dinx configuration, then that's the major thing. Defining coverage is what I want to see, and these extensions have more corner cases to watch out for, especially register assignments, nan-Boxing, etc.

allenjbaum avatar Apr 01 '24 20:04 allenjbaum

Hmm - I'm not sure we should still be referring to incoresemi license details for any of tese; that somehow seems wrong (As opposed to the icense terms that most other repos use)

allenjbaum avatar Apr 01 '24 20:04 allenjbaum

After some digging, I found this pr, and seems some of the ctg files need changes on check ISA, like in rv32h_fdiv.cgf#L5

      - check ISA:=regex(.*I.*F.*)

Should be

      - check ISA:=regex(.*I.*F.*Zfh.*)

The related issues are: https://github.com/riscv-non-isa/riscv-arch-test/issues/453 https://github.com/riscv-non-isa/riscv-arch-test/issues/448

Maybe some changes are needed?

wychlw avatar Apr 28 '24 18:04 wychlw

@anuani21, I have made a commit to resolve the conflicts and to enable the CI. It seems like CI is failing, please take a look at it.

UmerShahidengr avatar Jul 18 '24 09:07 UmerShahidengr

Ok, I will check and let you know

On Thu, 18 Jul, 2024, 3:23 pm Umer Shahid, @.***> wrote:

@anuani21 https://github.com/anuani21, I have made a commit to resolve the conflicts and to enable the CI. It seems like CI is failing, please take a look at it.

— Reply to this email directly, view it on GitHub https://github.com/riscv-software-src/riscv-ctg/pull/67#issuecomment-2236098395, or unsubscribe https://github.com/notifications/unsubscribe-auth/A3G6FFZYP4N454USVGZQ5STZM6GBNAVCNFSM6AAAAAAZ4AJ6ISVHI2DSMVQWIX3LMV43OSLTON2WKQ3PNVWWK3TUHMZDEMZWGA4TQMZZGU . You are receiving this because you were mentioned.Message ID: @.***>

anuani21 avatar Jul 18 '24 09:07 anuani21

@UmerShahidengr, Can you please review it and commit

anuani21 avatar Jul 22 '24 07:07 anuani21

@anuani21 CI is still failing. I think there is some issue in test generation for rv32 type tests.

UmerShahidengr avatar Jul 23 '24 14:07 UmerShahidengr

@UmerShahidengr, Can you please review it and commit??

anuani21 avatar Aug 05 '24 05:08 anuani21