SuperScalar-RISCV-CPU
SuperScalar-RISCV-CPU copied to clipboard
Non-Debug Reset
I'm trying to compile this core without SRC1_DBGC_EN
set. However, I get an error on line 552 of scr1_pipe_top.sv
stating that rst_n
is declared implicitly. Is this wire supposed to be pipe_rst_n
from the module input?