Oz
Results
1
comments of
Oz
// This is Verilog Program //----------------------------------------------------- module hello_world ; initial begin $display ("Hello World!"); #10 $finish; end endmodule