Is there configuration and example to develop on CLEAR FPGA with Raptor ?
https://github.com/efabless/clear/
Clear is an eFPGA generated with openFPGA and included in caravel.