cva6

cva6 copied to clipboard

how to change the start address of cva6

43

Hi, I am doing the verification of cva6. I want to know how start address is generating or assigned as per the linkers script inside verif/tests/. May I know how...

dvusingh

Purpose of AXI_BUS, axi_master_connect dependency with axi_switch_vif in uvm_testbench

8

Hi, I observed that in the **cva6_tb_wrapper.sv file**, 1. we are connecting axi_interface signal based on axi_switch_vif as done in below assign statement ****assign axi_ariane_resp.aw_ready = (axi_switch_vif.active) ? axi_slave.aw_ready :...

dvusingh

How to Include apb_uart

3

Hi, We want to integrate the uart in cva6. We have integrated uart in cva6 the way it is shown in the ariane _peripherals.sv file. But we are not seeing...

dvusingh

AXI UVM issue when integrating HPDCache

7

### Is there an existing CVA6 bug for this? - [X] I have searched the existing bug issues ### Bug Description When switching WT cache to HPD cache, 4 AXI...

JeanRochCoulon

Address translation request moved from icache to frontend

6

In order to aligned the ways address translation is managed between FETCH and DATA the address translation request is moved from the icache to the frontend. The change is supposed...

yanicasa

### Is there an existing CVA6 task for this? - [X] I have searched the existing task issues ### Task Description In current version of CVA6, for interrupts, vector mode...

ASintzoff

[CSR] Fix bits when RVS and RVU not available

5

Disable some bits when RVU or RVS not present

MarioOpenHWGroup

[AXI dv Plan]: Minor feedback

2

### Is there an existing CVA6 bug for this? - [X] I have searched the existing bug issues ### Bug Description Hi, As agreed, we (CEA) hae reviewed the AXI...

ludovicpion

[BUG] <Test timeout when randomizing delay between AXI Write Address and Write Data>

1

### Is there an existing CVA6 bug for this? - [X] I have searched the existing bug issues ### Bug Description Utilizing an updated AXI agent (PR #2416), a generated...

AEzzejjari

Bump verif/core-v-verif from f7bda8e to NOTMERGED

13

PR for the incoming changes to core-v-verif (not already merged)

MarioOpenHWGroup