fusesoc icon indicating copy to clipboard operation
fusesoc copied to clipboard

Package manager and build abstraction tool for FPGA/ASIC development

Results 169 fusesoc issues
Sort by recently updated
recently updated
newest added

Currently `capi2/core.py` throws many `SyntaxError`s without indicating the exact source location this error comes from. You can guess the file typically by enabling more verbose logging, but that's non-ideal nonetheless....

type:feature

What can we do to simplify the pattern to run a given target? Users don't want to type "fusesoc run --target=lint", but "fusesoc lint" just like they call "fusesoc build"....

type:feature

Currently we have a lot of small(ish) core files for our modules, all of which contain ``` targets: default: filesets: - files_rtl ``` Can we reduce the boilerplate a bit...

type:feature

For a particular use case see mor1kx-generic: https://github.com/stffrdhrn/mor1kx-generic/blob/master/mor1kx-generic.core#L61 For verilator there is a build stage which needs parameters like `--pipeline=CAPPUCCINO` or `--enable_mmu` used to control generate blocks in the verilog,...

type:feature

It's not clear if this is intended behaviour but I believe that the given a command such as `fusesoc run --run --tool=vivado --target=ultra96_v1 my_core`, that my `pre_run` hooks should still...

type:bug

Fileset properties like incdir/defines that are specified for a particular fileset should not be merged with that of other filesets in the same core file. Currently, when the backend (Edalize)...

type:feature

I get the following output in CI: ``` fusesoc init -y INFO: Writing configuration file to 'C:\Users\appveyor\.config\fusesoc\fusesoc.conf' INFO: Initializing orpsoc-cores INFO: Cloning library into C:\Users\appveyor\.local/share\fusesoc\orpsoc-cores Cloning into 'C:\Users\appveyor\.local/share\fusesoc\orpsoc-cores'... INFO: Initializing...

type:bug

@SiFive and @drom have created a thing called [DUH](https://github.com/sifive/duh). This format describes things like wishbone busses and stuff. This seems like a good thing to integrate with FuseSoC. It would...

type:feature

If a core file specifies a boolean parameter like this (taken from Ibex): ``` RV32M: datatype: bool paramtype: vlogparam default: true description: Enable the M ISA extension (hardware multiply/divide) ```...

type:feature
category:capi2

Cocotb is, at its core, a VPI/VHPI/FLI library. This library is loaded by the simulator during startup. The behavior of this library (and therefore, cocotb) is influenced by a series...

type:feature