Integrate Verilog pre-processing step

[imphil]

There's relatively new project, sv2v (https://github.com/zachjs/sv2v), which enables SystemVerilog to Verilog pre-processing. I'd like it to integrate into our flow for certain targets.

Olof: what do you think would be the best option? As pre_build hook?