Côme comments

Results 169 comments of


                                            Côme

`Exception in thread "main" java.lang.Exception: ISim engine error: Failed to Load up XSI.`

So can this issue be closed?

`Exception in thread "main" java.lang.Exception: ISim engine error: Failed to Load up XSI.`

Ahh I though it was fixed XD Well if `xsim` does not implement it, I don't know if we can consider it a Spinal bug… Maybe an issue should be...

Feature: Add TracingOn Tag?

What is the benefit of tracing only a few sub-modules? Would it bring performance improvements?

If a module contain a state machine, it can't be replaced by the same module in the generated HDL codes.

This bug is still there. Executable example: ```scala object TestTestTop extends App { import spinal.core._ import spinal.lib.fsm._ class test001 extends Component { val io = new Bundle { val a...

If a module contain a state machine, it can't be replaced by the same module in the generated HDL codes.

@Dolu1990 I think this should be fixed ASAP. Any idea?

If a module contain a state machine, it can't be replaced by the same module in the generated HDL codes.

Ahh, you mean there is a mechanism / phase to notice that two `new MyComponent` are equivalent when elaborating, and here it fails because of a `SpinalEnum` built in the...

If a module contain a state machine, it can't be replaced by the same module in the generated HDL codes.

@Dolu1990 How hard would it be to fix it? I mean we could fix it to have a cleaner HDL -> RTL matching, but I am wondering: how bad is...

Copybuttons appear on a new line at the bottom of a cell instead of the top right corner

Same issue here ``` % cat requirements.txt sphinx==5.2.0 sphinx-rtd-theme==0.5.2 sphinxcontrib-wavedrom==3.0.2 sphinx-multiversion==0.2.4 sphinx-copybutton==0.5.1 ```

Signal Visibility in Simulation

So in this case I think `CombInit` is a good solution. It will be documented as we have already discussed earlier. @distributed if it is good for you, can we...

Signal Visibility in Simulation

Ah to add a build hook to intercept new `val` signals; when the RHS is already named, create a new signal instead of just aliasing? Sounds to be a breaking...