Create a project with just Types

[rdecarreau]

In our project we will be sharing the Types across many targets, FPGA included. Doing so now will result in the entire server lvlib being included which includes the various VIs; none of which will ever work on FPGA. Is it a bad idea for some reason to have one lvlib just for Types?

AB#2273290