vscode-systemverilog-support icon indicating copy to clipboard operation
vscode-systemverilog-support copied to clipboard

Instantiate module command does not support interfaces

Open chickenjohn opened this issue 8 years ago • 0 comments

While using instantiate module command, interfaces in the module will be ignored.

For example, if the definition of the module is:

module even_top (
	input	 clk, reset, flush, flush_include_3rd,
	output logic [127:0] result_forward_port[7],
	stage_detect_interface.pipe even_stage_detect[9],
	regFile_unit_interface.pipe to_reg_bus
);

where even_stage_detect and to_reg_bus are interfaces, the instantiate module will be like:

even_top u_even_top(
	.clk(clk),
	.reset(reset),
	.flush(flush),
	.flush_include_3rd(flush_include_3rd),
	.result_forward_port(result_forward_port)
);

chickenjohn avatar Apr 28 '17 18:04 chickenjohn