mksocfpga icon indicating copy to clipboard operation
mksocfpga copied to clipboard

Hostmot2 FPGA code for SoC/FPGA platforms from Altera and Xilinx

Results 14 mksocfpga issues
Sort by recently updated
recently updated
newest added

All the Xilinx boards should be able to utilize the New Vitis HLS style compiler (run c code on the fpga) version 20.1 is recommendable for that use.

@cerna https://github.com/machinekit/mksocfpga/pull/115/checks?check_run_id=1294764215 AFAIK someone pulled the plug on the old build system a while ago and someone is yet to place in the replacement ?

help wanted

Two years that i have this tiny FPGA in my desk and nothing to do with. ![s-l300](https://user-images.githubusercontent.com/34988488/167118376-6d4827fd-c179-4b46-aeb1-d56166600163.jpg) it looks like a raspberry but with a Zync 7020. I tryed to...

@cdsteinkuehler @mhaberler @ArcEye @machinekoder Just a small heads up on something on my TODO list comming true: Finally :-) IntelFPGA in their upcomming 19.1 Lite release (not yet downloadable), feature...

enhancement

Hi guys, I've been looking here and there of instructions/info if there a a latest image (like RCN's generated images) available, or concise instructions on how to use theDe0-nano-soc with...

question

Adding new fpga based functionality to Machinekit has a SW (HAL) side, residing in the Machinekit repo.. And also a HW (HW) side residing in the mksocfpga repo. This work...

studying the [zturn_ztio](https://github.com/machinekit/mksocfpga/tree/master/HW/VivadoProjects/zturn/zturn_ztio) config: Assuming I do not use the Camera, LCD, and ADC connectors I would have the following connectors available at the IO cape: - J5, J6, J7...

observed running [irqtest.hal](https://github.com/machinekit/machinekit/blob/master/configs/hm2-soc-stepper/irqtest.hal), on terasic de0, times are in nS: ``` halcmd: show funct Exported Functions: Comp Inst CodeAddr Arg Users Type Name Runtime Maxtime 66 00000000b6d3fe1d 0000000000000000 0 user...

I would like to expose the DDR register pins from the top level of hostmot2. This allows us to externally add a component that can perform logic on the IO...

in case someone wants to experiment with custom FPGA firmware builds - that is super easy to do on jenkins.machinekit.io happy to host valiant experimenters ;) outline: - fork machinekit/mksocfpga...