ILGPU
ILGPU copied to clipboard
Add AVX support via 256 registers to Velocity runtime
This PR adds support for 256bit registers and AVX instruction acceleration to our Velocity backend.
This PR adds support for 256bit registers and AVX instruction acceleration to our Velocity backend.