ay-3-8910_reverse_engineered icon indicating copy to clipboard operation
ay-3-8910_reverse_engineered copied to clipboard
verified publisher icon lvd2

ay_model.v gets crazy when rst_n ends at positive edge of clk

Open lvd2 opened this issue 6 years ago • 0 comments

Clock dividers get crazy in this case. To fix, delay rst_n deassertion several nans from posedge of clk.

lvd2 avatar Nov 29 '19 17:11 lvd2