Implement simple error signal free locking scheme

[ecdlguy]

Hi,

I just stumbled across this paper and I was wondering if it was possible to implement the algorithm directly in the FPGA code. The benefit is that it allows locking without the need for a modulation (PDH) or polarization spectroscopy of the cavity.

cheers, Thorsten