8-bits-RISC-CPU-Verilog
8-bits-RISC-CPU-Verilog copied to clipboard
Published
20 hours ago •
liuqdev
liuqdev
Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
Results
2
8-bits-RISC-CPU-Verilog issues
Sort by
recently updated
recently updated
newest added
In your core.v module there are only input pins. There are no output pins. I want to make the model of your processor since there is no output pins how...
Great post, thanks Nevertheless, You can't get correct timing in STO command unless you pull up the SEL signal in the S7 state
