Adds support for aliases.

[martinhansdk]

Maps the VHDL alias keyword to the Verilog alias keyword.

[ldoolitt]

I can believe this addresses your use case. Do you have an example Verilog module that uses alias? I can't get it to go through iverilog.