Use riscv-dv for randomized core testing

[tilk]

RISCV-DV is an instruction generator, which can be used for automatic testing of RISC-V cores. For execution, our existing Verilator+cocotb solution can probably be adapted. To verify execution, results should be compared to a model, for example the Sail model.