Pipelined multiplier

[tilk]

The task is to extend the multiplication support from #114 by a pipelined multiplier. The module should:

• Be able to use the multiply-and-add capability of FPGA DSP elements (with configurable width).
• Accept one multiplication on each clock cycle.
• Have latency dependent on the DSP element width.