riscv-vector-tests
riscv-vector-tests copied to clipboard
Some Zvk tests fail with VLEN=128
When VLEN=128, some Zvk tests are generated with fractional LMUL, which becomes an illegal instruction - for instance, with vaesf1.vi
Hmm thanks for the report, I’ll have a look soon.
Fixed above.